Abstract. Integrated on-chip micro-instrumentation systems in silicon are complete data acquisition systems on a single chip. This concept has appeared to be the ultimate solution in many applications, as it enables in principle the metamorphosis of a basic sensing element, affected with many shortcomings, into an on-chip data acquisition unit that provides an output digital data stream in a standard format not corrupted by sensor non-idealities. Market acceptance would be maximum, as no special knowledge about the internal operation is required, self-test and self-calibration can be included and the dimensions are not different from those of the integrated circuit. The various aspects that are relevant in estimating the constraints for successful implementation of the integrated silicon smart sensor will be outlined in comparison with the properties of more conventional sensor fabrication technologies. It will be shown that the acceptance of on-chip functional integration in an application depends primarily on the added value in terms of improved specification or functionality that the resulting device provides in that application. The economic viability is therefore decisive rather than the technological constraints. This is in contrast to the traditional technology push prevailing in sensor research over market pull mechanisms.
Introduction
The rapid pace of developments in silicon sensor research over the last decade has resulted in a state of the art that is at a sufficiently advanced level to consider the viability of complete on-chip microsystems in silicon. The micro-instrumentation system in silicon would contain all the components of the data acquisition system, such as sensor, signal-conditioning circuits, analogue-to-digital converter and bus interface circuits. Moreover, in principle also actuators could be incorporated when required in the intended application. The silicon sensor is merely a component in the micro-instrumentation system, which is, in turn, a part of a practical measurement and control system. Being able to construct microsystems in silicon implies that it would become feasible to replace an entire functional unit in a measurement and control system by plugging in another chip, rather than changing the sensing element and re-calibrating the system. In the latter case the silicon sensor would have to compete with industrial standards such as the Pt-100 temperature sensor and the main advantage of the silicon sensor, its material compatibility with microelectronic readout circuits, is not really relevant. In the case of replacement of an entire functional unit a significant added value is attributed to the silicon sensor concept, as the data acquisition chip would have to compete with a complete system on a pc board. As a consequence practical implementation of silicon based micro-instrumentation systems is likely to be commercially more interesting than the mere sensing element.
From the perspective of the user there is no difference between a package that contains a single chip or the same package in which multiple chips are placed with wire bonds in between. There is little doubt that the on-chip integrated silicon smart sensor is a technologically appealing concept; however the user of such a system is in principle mainly interested in the price/performance. The arguments in favour and against on-chip functional integration of the various components of the data acquisition unit are, therefore, more subtle and involve both technical and economic aspects, as will be discussed in the next sections in comparison to the more conventional fabrication techniques.
The appeal of on-chip integration
The on-chip micro-instrumentation system results from the objective of integrating all the components of the data acquisition unit on the smallest possible material carrier, the silicon chip, in an attempt to have a universally applicable sensor chip available for the measurement of a particular non-electrical parameter that supplies an electrical output signal in a digital sensor bus compatible format. Moreover, the output signal should be free from the non-idealities that are typical in a basic sensing element, such as offset, crosssensitivities and a high-impedance-level, noise-susceptible analogue output signal [1] [2] [3] . The driving force behind this approach is the unprecedented market acceptance of digital and analogue integrated circuits in silicon. This is due to the fact that a specification of a digital integrated circuit in terms of the logic levels at the input and output terminals, combined with a functional description of the input/output sequences, including practical timing constraints, along with the range of power supplies, is sufficient for implementation and has strongly contributed to this rapid acceptance. Although to a lesser extent, a similar mechanism applies for analogue integrated circuits. A specification in terms of transfer function and characteristic input and output parameters, such as offset, impedance, equivalent input noise sources, voltage range, common-mode performance and frequency range, is sufficient for application, without the user having to go into the details of the internal operation.
Obviously, such a user acceptance would be highly desirable in the sensor market as well. One of the major disadvantages of state-of-the-art silicon sensors is that, like non-silicon sensors, only the basic sensing element is available on the material carrier and the designer or user of a measurement and control system has to go into the details of the sensor non-ideality to add the remaining parts of the data acquisition system. The electrical output can be a voltage, a change in capacitance etc and is strongly dependent on the type of sensor. Moreover, only the output signal of the basic sensor element is available, which implies that no compensation of the undesired characteristics mentioned is implemented. Nevertheless, these advantages are not exclusive to on-chip integrated smart sensors. Such functionality can basically be built into a hybrid multi-chip package and a closer view of the advantages and limitations of on-chip integration is required.
Technical opportunities and constraints
The main technical problem in on-chip integration is to actually merge the processes that are run to fabricate the various components. Adding one type of device should not interfere with the proper operation of the other. This problem was already relevant in the early 80s, when mixed analogue-digital designs were to be merged in order to reduce the number of chips in mixed-mode electronic signal processing systems. The merging of fabrication processes for analogue and digital circuits has resulted in the BiCMOS process. An integrated silicon smart sensor imposes even higher demands on the compatibility of the processes involved. Not only are the analogue and digital circuits to be merged, but also the sensor has to be incorporated. Despite the many limitations several processes have been developed that are directly compatible with standard processing. Usually the sensor processing should be organized as a module to take place as a postmicro-electronic-processing step [4] .
A bipolar process compatible module for ZnO deposition and bulk micromachining is shown simplified in figure 1(a) [5] . Standard bipolar processing is completed followed by backside nitride deposition and patterning to define the parts that are to be exposed to bulk micromachining. Subsequently, ZnO is sputtered, metal is deposited and patterned and the ZnO is patterned. Finally, the wafer is subjected to a KOH etch, while the frontside is protected using a specially designed cap that allows electrical contact for ECE.
Also surface micromachining has been merged with bipolar processing as shown in figure 1(b) [6] . Again the post-processing approach is used and a photoresist is used for the protection of the metal interconnect during sacrificial etching in BHF. The most limiting factor in compatible surface micromachining is the polysilicon deposition, as a high-temperature stress anneal is not permitted after micro-electronic processing. For this reason silicon has to be LPCVD deposited at a relatively low temperature, resulting in a relatively low deposition rate and thus the layer thickness has to be minimized [7] .
Although bipolar processes are tolerant to sensor postprocessing and the epilayer can conveniently be used as the ECE, most integrated silicon smart sensor designs are based on a CMOS process. The compatibility of CMOS processes with bulk and surface micromachining has been pioneered by Baltes [8] and figure 2(a) shows the basic process for the bulk micromachining of oxide structures using CMOS layers only. A stack composed of the field oxide and deposited oxides is underetched by an anisotropic silicon etch in EDP or KOH, leaving a freestanding bridge on top of a pit bounded by (111) planes as shown in figure 3. Surface micromachining is possible using the CMOS polysilicon layer and having this cross the field oxide where the bridge is to be underetched as shown in figure 2(b) . Isotropic oxide etching enables the release of the polylayer. These processes are very strictly tied to the CMOS limitations and the micromachining is achieved without the deposition of additional layers. In most applications additional structural and sacrificial layers are deposited.
A number of successful compatible processes have been designed without an excessive increase of number of masks or complexity of processing. The wafer processing can therefore not be considered as the limiting factor in the viability of the smart sensor concept. Unfortunately, the manufacturing is not completed after wafer processing, as the final product is only available after dicing, bonding, packaging and testing. The latter activities contribute to the unit price of the final product in the case of a sensor to a much larger extent than in the case of microelectronic circuits.
Unlike microelectronic circuits, not only do the electric parameters need to be specified but also the non-electrical parameters need to be tested extensively in a sensor in order to characterize the sensor performance in terms of e.g. the sensitivity to the desired non-electrical signal and the parasitic non-electrical signal. Moreover, testing is cumbersome, as it is often only possible on completed sensors, as e.g. packaging-induced stress strongly affects the offset specification of a Hall plate. The latter problem strongly adds to the costs, as rejected devices have gone through the complete process.
Dicing and bonding is a general problem in sensors, because of the stresses imposed on the fragile micromachined structures.
Resist is often used for protection during dicing.
The sensor packaging is very expensive, not only due to the limited volume production customary in sensors, but also due to the fact that the sensor package should on the one hand (as in microelectronic circuits) provide protection against environmental hazards, whereas on the other hand (unlike circuits) the sensor requires by definition access to the non-electrical measurand. These two requirements force a non-standard package that allows selective access.
Compatible materials
Although silicon exhibits many transduction effects [1] it is not piezoelectric and cannot be magnetized. Nevertheless this is generally not considered a serious shortcoming as compatible materials can relatively easily be deposited as a compatible post-microelectronic process step without degrading the properties of the already integrated active devices. The process sequence presented in figure 1(a) is used to fabricate a piezoelectric layer in which acoustic waves are generated and detected after travelling over the surface with a certain velocity affected by a quantity to be measured. This delay line is used as a Lamb wave sensor as shown in figure 4 for the measurement of the properties of a fluid on contact with the membrane from the backside through bulk micromachined access holes [5] .
Also magnetic transducers have been realized on silicon using bulk micromachining and electroplating [9] . After electrodeposition of gold on a wafer that contains integrated diodes for element addressing, the wafer is bulk micromachined from the backside and a backside NiFe layer is electroplated. Subsequently, the poles are defined on the frontside using a patterned polyimide layer through which the NiFe is electroplated. The final structure is shown in figure 5.
Economic constraints
All the technological problems mentioned can in principle be solved using available techniques. Therefore, no real technological impediment is imposed on general introduction of the on-chip functional integration of the data acquisition unit. However, the market sometimes does not agree with the smart sensor concept. The promise of low unit costs of the integrated sensor only applies in the case of large-series production and in practice individual device post-processing costs are dominant. The criteria for economic viability are often not met, apart from a few consumer applications. One such exception is the surface micromachined accelerometer with integrated circuits intended for automotive applications shown in figure 6(a) [10] . The development of this product has been initiated based on the high-volume expectation in airbag deployment systems. However, such an approach is not generally adopted. Figure 6(b) shows the device developed by Ford [11] . Clearly, the hybrid solution is applied composed of a separate sensor fabricated using silicon-to-glass bonding. A wafer dissolving process has been used and the result is bonded with a separate chip for capacitive readout in one package.
In general the amount of on-chip functional integration should be evaluated at each additional component that is to be integrated in terms of the added value such an (a) (b) Figure 6 . A die photograph of the fully integrated accelerometer fabricated using compatible surface micromachining [10] (a) and a capacitive accelerometer fabricated and packaged using hybrid techniques [11] (b).
integration provides in the intended application. As an example, adding readout circuits to a capacitive sensor usually improves overall performance and makes the device suitable in applications that would otherwise be beyond reach and where the conventional approach (piezoresistive) also has a limited performance. This feature gives such an integration sufficient economic incentive next to the technological challenge. Adding the ADC, however, does not serve any economic purpose.
The trend towards the on-chip integration of only the components that would degrade the overall performance when not integrated can be illustrated from the capacitive pressure sensor published by Kung and Lee [12] and the sensor developed by Dudaicevs et al [13] shown in figure 7. An on-chip integrated capacitive pressure sensor [13] .
In both devices the essential parts are fabricated on chip; the reference capacitor is integrated to ensure matching and the charge amplifier is integrated to minimize the influence of parasitic capacitances. However, a fully integrated capacitive pressure sensor is only pursued in the latter device, as it is intended for use in medical applications, where the dimensions of implantable systems are, unlike in consumer applications, far more important than sensor costs [1] . An interesting detail of the CMOS compatible surface micromachining process used is the sacrificial etching prior to aluminium deposition and patterning, which is only possible due to the sealing of the cavity directly after etching.
Another reason for having on-chip circuits is in array sensors. On-chip selection circuits are required to limit the number of bonding wires. This property has been the main incentive for the development of a compatible process for micro-electro-magnets described already. Figure 8 [14] shows an array of polysilicon torsional mirrors in which the elements are fabricated using surface micromachining compatible with a standard CMOS process. The CMOS circuit is used for addressing. The aluminum is protected during sacrificial etching using photoresist. The reflection coefficient of polysilicon is sufficient in many applications; however, also aluminum coated devices have been reported for improved optical reflection.
Despite these successful devices it should be emphasized that unlike the micro-electronic circuits market the sensor market is a niche market in measurement and control systems, which are to be implemented in consumer products, professional equipment and utilities. The measurement and control systems market is, therefore, basically a subcontractor of the final system assembler. This market is Figure 8 . A die photograph of a CMOS demultiplexer circuit with integrated polysilicon micromirrors fabricated using compatible surface micromachining [14] .
highly diverse due to the wide variety of end-products and very conservative due to the emphasis on proven reliability often (indirectly) imposed by the final system user. As a consequence high-volume production is rarely achieved and the costs to enter the market are very high. The economics of the on-chip microsystem in silicon is determined by costs for testing, dicing, bonding and packaging rather than wafer yield in mass production. 
Wafer bonding as a compromise
Wafer-to-wafer bonding involves the mating of processed wafers either by thermal treatment or by adding suitable intermediate adhesive layers [15] [16] [17] . The main motivation for using wafer-to-wafer bonding is the opportunity to separately fabricate the sensor wafer and the wafer on which the microelectronic circuits are integrated, thus to postpone any fabrication compatibility infringement until the very last fabrication step. The sensor wafer can, therefore, be designed for maximum sensor performance, without affecting the performance of active components. Moreover, the separation allows for the use of different specialized foundries for the processing of the sensor wafer and the readout wafer. Wafer-to-wafer bonding takes place afterwards using relatively simple equipment and can basically be considered as assembly on the wafer level. This does not imply that no compatibility infringement could take place: compatibility problems may arise due to the bonding temperature and the wire bonding. Postponing the fabrication compatibility, therefore, also has important impacts on the economics of smart sensors. Sensor manufacturers often regard the wafer-to-wafer bonding as an intermediate step between fabrication of a basic sensing element and integrated silicon smart sensors.
Wafer-to-wafer bonding is especially interesting in accelerometers in which a multi-wafer solution is almost inherent to the operation of a properly damped device. In figure 9 a capacitive accelerometer is shown that is bonded between two glass wafers in which recesses are etched to place electrodes and to ensure squeeze film damping [18] . The silicon-to-glass bonding is possible at a relatively low temperature (400-500
• C) and basically also provides a first-level packaging.
Wafer-to-wafer bonding is also of advantage in the case where the electronic and non-electronic functions can be distributed over two separate wafers, as in the integrated spectrometer shown schematically in figure 10(a) [19] . The grating and array of photodiodes used for analysing the impinging optical spectrum are fabricated in one wafer in which a standard bipolar process is merged with bulk micromachining in KOH with an ECE. Special bulk micromachining and reflow techniques are required in the second wafer to obtain a micromachined surface of sufficient optical quality [20] . The surfaces should be very smooth to avoid scattering of the multiply reflected light. The completed spectrometer after wafer bonding is shown in figure 10(b) .
Flip-chip bonding is also employed to bond completely processed wafers to a functional unit on the wafer level [21] . Solder bumps are formed on both wafers to be bonded.
One wafer is flipped over and the wafers are subsequently brought into contact at an elevated temperature (below 400
• C, depending on the solder used). The advantage of this technique is the high flexibility, as not only can silicon wafers be bonded together, but also different materials (e.g. GaAs on Si), and the self fine alignment. The cohesive forces between the solder bumps pulls them together after coarse alignment. Also dies can be bonded to a wafer using this technique.
The practical application of wafer-to-wafer bonding is presently mainly in passive microstructures due to the fact that reliable low-temperature bonding is still very difficult to achieve. Moreover, the complexity is limited by the achievable wafer-to-wafer alignment.
The multi-chip module in silicon
In the MCM in silicon integrated silicon sensors are to be designed with on-chip integrated sensor-related readout circuits supplying a semi-digital output signal, such as a frequency that can easily be converted into a digital code using a counter. The on-chip functional integration is therefore pushed towards the level that is economically viable for reasons mentioned already. A multiple-sensor micro-instrumentation system in silicon is to be constructed using such smart sensors for the various non-electrical parameters of importance in the intended application [22] .
The micro-instrumentation system is to be fabricated on a standardized silicon platform. This is a chiplevel infrastructure containing a floorplan for individual smart sensor die attachment and an on-chip local sensor bus interface, testing facilities, optional compatible sensors (such as thermal sensors) and an on-chip power management unit as shown in figure 11 . The instrumentation system is controlled by a microcontroller or Figure 11 . The structure of the micro-instrumentation system fabricated using MCM techniques.
a digital signal processor (DSP) depending on the amount of data processing required. After separate fabrication of sensor dies and platform these are to be bonded along with the DSP using wire bonding or flip-chip bonding. This approach is basically in between on-chip integration and hybrid realizations and offers a high flexibility.
Conclusions
Integrated silicon smart sensors have a huge potential; however they are not the ultimate solution in all applications.
The basic constraint is usually not technological, but rather the economic viability of the concept in a particular application. The on-chip functional integration should be pushed up to a level where it provides a clear added value in terms of superior specifications or functionality and otherwise more conventional approaches are to be preferred. Another important consideration is the expected volume; however, it should be emphasized that unit costs are not primarily set by wafer processing, but rather by the individual device costs, such as bonding, testing and packaging. Therefore, no generally applicable guidelines can be given on when to realize on-chip integrated devices or when to resort to hybrid solutions.
